In this paper, we present a low complexity Quasi-cyclic -low-density-parity-check (QC-LDPC) 
INTRODUCTION
In recent years, Low -density parity -check codes [1] , which were first proposed by R. Gallager in the early 1960's and rediscovered by MacKay and Neal [2] , have received a lot of attention due to their remarkable error correction capabilities near Shannon's limit with advancements in VLSI. Many current and next generation communications standards such as WLAN (IEEE802.11n), Mobile WiMAX (IEEE802.16e), DVB-Sand, 10GBaseT (IEEE802.3an) have adopted or considering the use of LDPC codes In spite of the better performance and lower decoding complexity of LDPC codes, the major drawback of LDPC codes is it's high encoding complexity. Low complexity of the encoder can be achieved by using structured LDPC codes. Many encoding algorithms were used in the past, it is suggested that the encoding complexity can be significantly reduced by using an approximate upper triangular parity check matrix to construct LDPC codes.
In this work, we have adopted structured LDPC codes known as the Quasi-cyclic Low-density parity check codes. Quasi-Cyclic has been proposed to reduce the complexity of LDPC while obtaining the similar performances. In QC-LDPC codes, the parity check matrix is a sparse matrix as it consists of less no of one's but the generator matrix is not a sparse matrix. Hence, most commonly lower-triangular matrix algorithm is used to simplify the encoding methods as suggested in Richardson and Urbanke method [4] . The encoder based on Richardson and Urbanke algorithm [3] which provides effective linear running time for some codes with a sparse paritycheck matrix. The algorithm consists of two phases: preprocessing and encoding. To increase the encoding throughput, Parallel encoding and pipelining structures are applied. The encoding throughputs are determined by using encoding clock frequency and number of encoding iterations.
LOW-DENSITY PARITY CHECK CODES
LDPC codes are linear block codes that can be denoted as (n, k) or (n, wc, wr), where n is the length of the codeword, k is the length of the message bits, wc is the column weight (i.e. the number of nonzero elements in a column of the parity-check matrix), and wr is the row weight (i.e. the number of nonzero elements in a row of the parity-check matrix).
Characteristics for LDPC codes
Parity-check
LDPC codes are represented by a parity-check matrix H, where H represents a binary matrix that, must satisfy Equation 1.
Where x is a codeword.
Low-density
H is a sparse matrix (i.e. the number of '1's is much lower than the number of '0's). It is the sparseness of H that guarantees the low computing complexity.
Representation of LDPC codes
Graphical representation of LDPC code is known as Tanner graph. Fig. 1 . shows an example of (12, 6) LDPC code parity check matrix and its Tanner graph. Tanner graph consists of two sets of nodes, check nodes and variable nodes. Rows and columns of parity check matrix H can be mapped to check node units and variable node units. An edge between check node and the variable node is drawn only if there is '1' in the H matrix as in equation 2. The connected nodes represent that the mutual information can be transmitted between check nodes and variable nodes. 
QC-LDPC CODE CHECK CODES FOR IEEE 8011N STANDARD
Quasi-Cyclic LDPC (QC-LDPC) codes are structured LDPC codes come along with a more efficient implementation, while maintaining great performance. Quasi-cyclic codes are codes in which a cyclic shift of one codeword results in another codeword. Due to the cyclic structure, they require less memory as compared with the conventional LDPC codes. In addition, QC-LDPC codes also show the high-speed decoding because of the sparseness of its parity check matrix [5] . In all recent wireless communication standards, such as IEEE 802.11n, IEEE 802.11ac, and IEEE 802.16e, the QC-LDPC codes are used as an error correction code [6] - [8] .All these wireless communication standards support a very high data rate over hundreds of Mbps. These standards also support various code rates and block lengths. QC-LDPC codes adopted by IEEE 802.11n/ac standards support four code rates, i.e., 1/2, 2/3, 3/4 and 5/6, and three block lengths, i.e., 648, 1296 and 1944 for a total of 12 possible codes as shown in Table 1 . In the IEEE 802.11 n wireless standard involves three sub-blocks (27, 54 , and 81 bits) and four code rates (1/2, 2/3, 3/4, and 5/6). Each sub-block contains Z x Z sparse matrices. Before beginning the encoding process, the code check matrix must be expanded based on the sizes of sub-blocks [27] . According to all parameters expanded size of the matrix is given in Table 2 . Table 2 . Expanded Matrix sizes corresponding to sub-block size Fig. 2 represents the parity check matrix for code length 648 and code rate 1/2 . Each entry in the square represents a 27 by 27 square matrix, where 0 represents the identity matrix and the dash, '--', indicates a cyclic shift to the right of the identity matrix by a number of places equal to the entry given in a box. LDPC encoder can be designed using the lower triangular matrix approximation, where the parity check matrix is converted into a lower triangular form by row and column permutations without changing its linearity [3] . To convert into a lower triangular form, the parity check matrix has been divided into sub matrices A, B, C, D, T, E has a certain order as shown in equation 3. The encoding complexity is O (n+g2), g is the row of matrix E. Figure 3 shows a standard lower triangular form of Parity Check Matrix obtained by performing certain column switching operations.
Where A is (m-g)*(n-m), B is (m-g)* g , C is g *(n-m), D is g * g, E is g * (m-g) , T is (m-)*(m-g), T is a proposed lower triangular matrix. Step 1: By performing row and column permutation to bring the parity-check matrix H into an appropriate lower triangular form such as
A B T H =
C D E with a small gap g.
Step 2: Use of Gaussian Elimination to perform Pre-Multiplication.
To check whether The encoding process flow chart is shown Fig.4 . The area complexity in the encoding process of LDPC codes is described in Table 3 [3]. Table 3 . p1 and p2 computational complexity The inverse of the matrix in the equation of p 1 T is not a sparse matrix, thus the computational complexity of the encoder is high. The LDPC decoder operates in linear time, hence it may be difficult to perform low-complexity encoding of these codes [11] . S. Myung et al. , in their paper proposed an encoding algorithm for LDPC codes with linearly scaled complexity, based on the principal to choose the matrix φ as the identity matrix or a circulant permutation matrix [26] .The encoding procedure of Block-LDPCs is simplified and summarized in equation 10-14 as follows [5] .
Simplified Encoding Steps :
Step1: Calculate (10)
Step2: Calculate (11)
Step3: Calculate (12)
Step4: Calculate
Step5: Calculate Codeword
Where s are message bits and p 1 ,p 2 are parity bits. 
LOW-DENSITY PARITY CHECK CODES ENCODER ARCHITECTURE
In this section we describe a hard-wired methodology for implementing QC-LDPC encoder architecture based on Richardson -Urbanke encoding method for the IEEE 802.11n standard with 1/2 code rate, 648 coward length and sub-block size z =27. In many QC LDPC encoder designs hard-wired in the LUTs, cycles-shifters and block-memories conventionally are used. In the present work, all these are eliminated, which result in the hardware optimization and high throughput [10] . This work focuses on the reduction of hardware multiplication by constant binary matrices. Fig.5 describes an architecture of the QC-LDPC encoder for the IEEE 802.11n standard (Rate = 1/2 and sub-block size z =27). In the above architecture the arithmetic operations of the binary LDPC codes are in GF (2) (i.e.modulo-2 addition). Hence XOR operators are used for all the generated blocks in the given architecture. Number of LUTS required for implementation of each block is not fixed. The proposed architecture shows that there is no need of block memories and there is a usable of a smaller number of gate results in a low complexity hardware.
RESULTS AND DISCUSSION
Most of the wireless communication standards described their parity-check matrix (PCM) in quasi-cyclic low-density parity-check (QC-LDPC) form. A Block-structured PCM for IEEE802.11, N =648 bits, and R = ½ is constructed using an identity sub-matrix which is rotated or shifted by an amount specified by a shift matrix is shown in Fig.6 . The proposed encoder architectures have been implemented in hardware for IEEE 802.11 QC-LDPC defined by the parity-check matrix given by the standard for codeword length n = 648 bits, rate1/2 and block size z = 27. Table 5 . lists Comparison of the existing LDPC encoder for wireless IEEE 802.11n with proposed architecture. The comparison shows that as we avoid cyclic shifters, block memories that are used in conventional encoders and apply hardwired method leads to high encoding speed, significantly higher throughput. As far no barrel shifters are used proposed architecture is less complex and area efficient Encoders in the literature survey are implemented using different technologies and FPGA devices. These are applied for different codes and applications. Hence complexity and performance are not directly comparable. Table VI summarizes Comparison of proposed LDPC encoders with reported works stating several encoding parameters. Aaron E. Cohen, Keshab K. Parhi design encoders for a 10-Gigabit Ethernet transceiver which is compliant with the IEEE 802.3an standard using Hybrid (G -Matrix method and RU) method. They apply hybrid method on the RS (2048, 1723) LDPC codes.A new Hybrid LDPC encoder is compared with existing known methods G matrix multiplication and the RU method in terms of area, critical path, and power consumption [9] . Zhuo Ma et al. proposes a bidirectional recursion arithmetic method a quasi-parallel LDPC encoder code in IEEE 802.16e. This method reduces the encoding complexity and improves the coding efficiency. The encoder design for half rate LDPC code with code length 2304 can work at 50MHz [12] . Zhibin Zeng applies LU decomposition with dynamic programming for LDPC encoder for CMMB. For the 1/2 code rate, encoder work at. [25] . It is shown that the proposed architectures compare favourably to the other works in the sense of flexibility and complexity. The proposed architecture focuses Low complexity and high throughput for IEEE 802.11n standard.
CONCLUSIONS
We have described RU encoding methodology for QC-LDPC codes for IEEE 802.11n standard with 1/2 code rate, 648 codeword length, and sub-block size z =27. The proposed encoder is found to be low complexity compared to previous encoder designs and allow efficient parallelism, flexibility, and high throughput rate. The hard-wire based encoder leads to high encoding speed and less resources utilization due to elimination cyclic shifters and block memories and utilization of multiplication by the constant binary matrix method. The proposed QC-LDPC encoder can support up to 12.12 Gbps throughput at 301.433MHz clock frequency.
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